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ABSTRACT
Estimating the worst-case execution time (WCET) of par-
allel applications running on many-core architectures is a
significant challenge. Some approaches have been proposed,
but they assume the mapping of parallel applications on
cores already done. Unfortunately, on architectures with
caches, task mapping requires a priori known WCETs for
tasks, which in turn requires knowing task mapping (i.e.,
co-located tasks, co-running tasks) to have tight WCET
bounds. Therefore, scheduling parallel applications and es-
timating their WCET introduce a chicken and egg situa-
tion. In this paper, we address this issue by developing an
optimal integer linear programming formulation for solving
the scheduling problem, whose objective is to minimize the
WCET of a parallel application. Our proposed static parti-
tioned non-preemptive mapping strategy addresses the effect
of local caches to tighten the estimated WCET of the par-
allel application. We report preliminary results obtained on
synthetic parallel applications.
1. INTRODUCTION
Many-core architectures have become mainstream in mod-
ern computing systems. Along with them, parallel program-
ming frameworks have been developed to utilize the power
of many-core architectures. However, employing many-core
architectures in hard real-time system raises many concerns.
One significant issue is to precisely estimate the worst-case
execution time (WCET) of parallel applications. WCET es-
timation methods for many-core architecture must take into
account not only program paths and architecture (as ad-
dressed in WCET estimation methods for uni-core architec-
ture [6]) but also resource contentions (i.e., bus contention
and shared memory contention [3]). Moreover, when an-
alyzing the timing behavior of parallel applications, these
methods also have to consider the application’s properties
(i.e., multitasking, inter-task communication and synchro-
nization).
Some approaches reported promising results in estimating
the WCET of parallel applications running on many-core ar-
chitectures. Ozaktas et al. [4] combine the estimated worst-
case stall times caused by inter-task synchronization with
the tasks’ estimated WCETs to compute their worst case
response time. Then, the WCET of the parallel application
is estimated as the worst case task’s response time. In an-
other way, Potop-Butucaru et al. [5] integrate code sections
of tasks running on cores as well as communications between
them to produce an unified control flow graph. Then, the
classical implicit path enumeration technique (IPET [6]) is
applied to estimate the WCET of the parallel application.
These two methods assume the mapping of the parallel ap-
plications on cores a priori known. However, the mapping
of the parallel application influences the worst-case response
time of the tasks, and hence affects the WCET of the entire
parallel application.
As an illustration, let us consider a parallel application
containing three tasks T1, T2, and T3 to be mapped onto
on a two-core architecture with a private cache on each core.
Let us assume that T1 and T2 access the same memory
block m, and that T1 and T2 are independent from T3. Let
us consider two mappings: (i) T1 and T2 are assigned to
one core and T2 runs after T1, while T3 is assigned to the
other core; (ii) T1 is assigned to one core, while T2 and
T3 are assigned to the other core and T2 runs after T3.
In the first case, T2’s access to block m is a hit because
m was loaded by T1. Therefore, the WCET of the parallel
application in the first case is smaller than in the second
case. This small example shows that the WCET of the entire
parallel application highly depends on the mapping of its
tasks on the cores. This motivates the need for optimal
scheduling/mapping of the parallel application to tighten
its estimated WCET.
In the literature, many scheduling approaches for parallel
applications running on many-core architectures have been
proposed [1]. However, most of them consider tasks’ WCETs
as constant values. As explained above, tasks’ WCETs highly
depend on the mapping of the applications tasks, due to the
effect of private caches. Therefore, scheduling a parallel ap-
plication without considering the effect of private caches on
tasks’ WCETs is suboptimal. Consequently, scheduling a
parallel application and estimating its WCET are interde-
pendent problems and have to be jointly solved for getting
tight estimated WCET of the parallel application.
Ding et al. [2] propose a task scheduling method that
minimizes shared cache interferences to tighten estimated
WCETs. Their approach is different with us since we con-
sider the effect of private caches in the task scheduling pro-
cess. Additionally, the communication cost between tasks,
which varies depending on task mapping, is not taken into
account in [2].
In this paper, we propose a static scheduling solution for
an isolated parallel application running on a many-core ar-
chitecture. Our proposed scheduler not only respects depen-
dence constraints between tasks (i.e., communications and
synchronizations) but also takes into account the effect of lo-
cal caches on tasks’ WCETs. We develop an optimal integer
linear programming model for solving the task scheduling
problem, whose objective is to minimize the WCET of the
parallel application. To the best of our knowledge, we are
Figure 1: Arbitrary (left) and fork-join (right) task graphs
the first ones considering the effect of private caches on tasks’
WCETs when scheduling parallel applications on many-core
architectures. Our proposed scheduling approach is a par-
titioned non-preemptive scheduling approach: tasks are not
allowed to be migrated and preempted, which prevents the
system from suffering from hard-to predict migration and
preemption costs (i.e., mainly caused by losses of working
sets stored in local caches).
The paper is organized as follows. Section 2 introduces
the application and architecture model, and presents the
problem formulation. Section 3 presents an ILP formulation
for solving the identified scheduling problem. Section 4 gives
preliminary experimental results. Finally, we summarize the
content of paper and give directions for future work.
2. MODELANDPROBLEMFORMULATION
Application model. The parallel application is repre-
sented as a directed acyclic task graph (as illustrated in
Fig. 1). Following the terminology used in [2], in these
graphs, nodes represent tasks (i.e., pieces of code without
communication or synchronization inside), and edges repre-
sent communications or synchronizations (precedence rela-
tions) between pairs of tasks. For each edge, the volume of
transmitted data (zero for synchronizations) is known. For
example, in the task graph illustrated in Fig. 1, the arrow
from node T5 to node T1 means that T1 is not authorized
to execute before T5 ends. We consider two instances of
the task models: (1) arbitrary model, which does not con-
strain communications and synchronizations between tasks;
(2) the popular fork-join model.
Architecture model. Our proposed scheduler applies
to many-core architectures equipped with private caches, in-
cluding the one depicted in Fig. 2. In the figure, cores are
homogeneous and have a private cache. Our model can deal
with any type of cache (instruction cache, data cache, and
unified cache).
Problem formulation. Our scheduling method takes
as input the task graph of an isolated parallel application
and the following information: (a) the communication costs
between tasks (when running on the same core, and when
running on different cores); (b) tasks’ WCETs when run-
ning alone as well as tasks’ WCETs when running immedi-
ately after another task on the same core (to consider the
effect of private caches). As a result the method produces a
static partitioned non-preemptive schedule that determines
on which cores each task is assigned, as well as a static
Figure 2: An example of many-core architecture with private
caches
schedule on each core. The produced schedule minimizes
the WCET of the parallel application.
3. ILP FORMULATIONOFTASK SCHEDUL-
ING/MAPPING PROBLEM
Due to space limitations, only the main ILP constraints
are presented hereafter. In the ILP formulation, we use up-
percase letters for constants, and lowercase letters for vari-
ables to be calculated by the ILP solver. The solution is a
set of variables that indicates static task mapping on cores
and static task scheduling on each core.
Base constraints for task mapping and scheduling.
We define a 0-1 variable mki to indicate whether task ti is
assigned to core k or not. Since the proposed scheduler is
partitioned, each task is mapped to exactly one core, there-
fore: ∑
k∈K
mki = 1. (1)
In equation (1), K represents the set of cores. Besides, we
define a 0-1 variable oj→i to determine whether task ti runs
right after task tj or not, and a 0-1 variable f
k
i to decide
whether task ti is the first task running on core k or not.
Since the produced schedule is non-preemptive, a task has
at most one task running right after it, thus:∑
i∈T−{j}
oj→i ≤ 1. (2)
In equation (2), T represents the set of tasks. Addition-
ally, one core has at most one first-running task, therefore,
the following constraint is introduced:∑
i∈T
fki ≤ 1. (3)
Further constraints for task mapping/scheduling.
The objective of the scheduling problem is to minimize the
WCET of a parallel application. Let us represent the WCET
of the parallel application by an integer variable wcetpro, the
objective function is described as:
minimize wcetpro. (4)
The WCET of the parallel application has to be larger
than or equal to the latest finish time of any of its tasks.
If the latest finish time of task ti is represented by integer
variable lfti, the following constraint is introduced:
wcetpro ≥ lfti, ∀ti ∈ T. (5)
In the following, we present the ILP constraints for com-
puting the latest finish time of tasks and for computing the
WCET of tasks by considering the effect of local caches.
Constraints on tasks’ latest finish times.
The latest finish time of ti (lfti) is the sum of its latest
start time (denoted as lsti) and its worst case execution time
(denoted as wceti):
lfti = lsti + wceti. (6)
In equation (6), wceti is a variable introduced to integrate
the variations of tasks’ WCETs due to the effect of local
caches (as explained later). The latest start time of ti (lsti)
is the sum of its latest ready time (denoted as lrti which is
calculated in considering its running order) as well as the
worst communication delay with its predecessors (denoted
as wci):
lsti = lrti + wci. (7)
In equation (7), the worst communication delay of ti with
its predecessors (wci) is computed by considering the pre-
decessors’ allocations, i.e.,whether they are allocated on the
same core or different cores (as explained later). The latest
ready time of ti (lrti) is calculated by considering two cases:
(1) ti is the first task running on a core; (2) ti runs right
after another task on the same core.
In the first case, if ti has some predecessor, its latest ready
time has to be equal to or larger than the latest finish time
of its predecessors since ti cannot be executed before the
completion of its predecessors. Otherwise, its latest ready
time is greater than or equal to zero. Let’s denote the set of
predecessors of ti as pred(ti). The latest ready time of ti is
expressed as:
lrti ≥ 0
lrti ≥ lftj , ∀tj ∈ pred(ti). (8)
In the second case, if ti is assigned to the same core as tj
and runs immediately after tj , then the latest ready time of
ti is larger than or equal to the latest finish time of tj , lrti ≥
lftj . Therefore, the latest ready time of ti in the second case
is calculated according to the following constraint:
lrti ≥ oj→i ∗ lftj . (9)
Since (9) is a quadratic form, we linearize (9) as:
lrti ≥ lftj + (oj→i − 1) ∗M, (10)
with M the sum of all tasks’ WCETs when running alone
plus all communication costs between pairs of tasks when
running on different cores, such that M is guaranteed to be
higher than the latest finish time of any tasks.
Let us denote the communication cost between ti and tj
when they are placed on the same core and different cores
as Csj→i and C
d
j→i, respectively. The worst communication
delay of ti (wci) with its predecessors is calculated as:
wci ≥ si,j ∗ Csj→i + (1− si,j) ∗ Cdj→i, ∀j ∈ pred(ti). (11)
In equation (11), si,j is a 0-1 variable to indicate whether
two tasks ti and tj are assigned to the same core or not.
Constraints on tasks’ WCETs.
To account for the variability of tasks’ WCETs due to
private caches, two cases have to be considered when calcu-
lating the WCET of a task ti (variable wceti): (1) ti is the
first task running on a core; (2) ti runs right after another
task. Let’s denote by WCETi the WCET of ti when running
alone, and WCETj→i as the WCET of ti when running right
after tj on the same core. In the first case, the WCET of ti
is equal to its WCET when running alone, wceti = WCETi.
In the second case, the WCET of ti is equal to its WCET
when running right after another task, wceti = WCETj→i.









Our scheduling approach was evaluated on synthetic task
graphs of isolated parallel applications. The communica-
tion cost between two tasks ti and tj when running on the
same core (Csj→i) and different cores (C
d
j→i) is generated
randomly with the constraint Csj→i < C
d
j→i. The WCET of
task ti when running right after task tj is calculated accord-
ing to the following equation:
WCETj→i = WCETi − ri,j ∗WCETi. (13)
In equation (13), in order to address the effect of local
caches on tasks’ WCETs, ri,j (0 ≤ ri,j < 1) is randomly
chosen according to the relation between ti and tj ; the range
of ri,j in case tj is direct predecessor of ti is higher than that
in case tj is indirect predecessor of ti and that in case tj and
ti are independent.
In order to evaluate the performance of the proposed sched-
uler, we compare the WCET values obtained by our pro-
posed scheduling method (S CACHE), a random scheduling
method (S RAND) and scheduling method without taking
into account the effect of private caches (S NOCACHE). The
smaller the WCET, the better the scheduling method. For
S RAND, we first randomly allocate tasks to cores, then
tasks scheduling on each core is calculated such that commu-
nication/synchronization constraints are respected. We gen-
erate 10 schedules using S RAND and report the best, aver-
age and the worst of the estimated WCETs. For S NOCACHE,
we apply the proposed ILP formulas for getting the schedule,
but the WCET of a task when running right after another
task on the same core is considered to be equal to its WCET
when running alone (WCETj→i = WCETi); when esti-
mating the WCET of the entire parallel application, tasks’
WCETs are re-evaluated by considering the effect of private
caches. We use CPLEX version 12.5 as ILP solver.
For space considerations, we provide results for two ex-
amples of task graphs only (see Fig. 3). In the example
of fork-join graph (illustrated in Fig.3), the communication
cost between two tasks t1 and t3 when running on the same
core is 247785 cycles, and when running on different cores
is 376633 cycles. In our example, the range of ri,j in case tj
is direct predecessor of ti is set to [0.6;0.9], the range of ri,j
in case tj is indirect predecessor of ti is set to [0.2;0.5], and
the range of ri,j in case ti and tj are independent is set to
[0;0.1].
Fig. 4(b) gives the static schedule obtained by our method
for our example of fork-join graph on a two-core architecture
equipped with a private cache per core. In the schedule, up
arrows denote ready time of tasks (lrti), while down arrows
denote the finish time of tasks (lfti). Colored boxes repre-
sent communications (in this specific case, there is no over-
lap between communications and computations, but over-
laps may happen in the general case).
Fig. 4(a) compares estimated WCETs obtained when us-
ing the different scheduling methods for our example of ar-
bitrary graph and fork-join graph. We normalize all results
with respect to the WCET value obtained by S CACHE.
Our scheduling method generates schedules that lead to the
smallest estimated WCET. Moreover, the WCET obtained
Figure 3: Our example of arbitrary graph and fork-join graph.
(a) (b)
Figure 4: (a) WCET comparison between different scheduling methods and (b) scheduling graph of tested fork-join graph.
by S CACHE is less than 43% in our example of arbitrary
graph and 26% in our example of fork-join graph when com-
pared with the average results of S RAND. The sizes of the
test graphs is small, leading to a small solution space, ex-
plaining why S RAND finds a schedule as good as S CACHE
(i.e., in our example of fork-join graph, the best WCET ob-
tained by S RAND is more than 5% when compared to the
WCET obtained by S CACHE). Additionally, compared to
S NOCACHE, we achieve 16% reduction in WCET in our
example of arbitrary graph and 5% reduction in WCET in
our example of fork-join graph, which shows the interest of
considering the effect of private caches on tasks’ WCETs in
task scheduling. Furthermore, the runtime of our scheduling
approach for these two graphs is very small (10 milliseconds
on a 3GHz Intel Core i7 CPU with 16GB of RAM).
5. CONCLUSION
In this paper, we have developed an ILP formulation for
finding an optimal schedule for a parallel application on a
many-core architecture. Experimental results show the ad-
vantage of the proposed scheduler when considering the ef-
fect of private caches on tasks’s WCETs. In the future, we
will investigate the scalability of the proposed scheduling
strategy by applying it to synthetic graphs with larger size,
as well as to real applications. Additionally, we will address
the effect of shared resource interferences (i.e., shared bus)
in task scheduling.
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